Gate Expressivity as a Key Metric for Quantum Hardware Design
The paper introduces a Quantum Hardware Roofline model to evaluate the impact of gate expressivity on quantum processor design. It proposes extending gate design criteria beyond fidelity maximization to include expressivity for algorithmic structures. This approach guides hardware-software co-design by assessing algorithm suitability for specific hardware platforms, leveraging a custom synthesis-driven circuit compilation workflow for minimal circuit representations.